BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//UM//UM*Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:America/Detroit
TZURL:http://tzurl.org/zoneinfo/America/Detroit
X-LIC-LOCATION:America/Detroit
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20070311T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20071104T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260811T103659
DTSTART;TZID=America/Detroit:20260924T150000
DTEND;TZID=America/Detroit:20260924T160000
SUMMARY:Lecture / Discussion:Powering the AI Future with Leadership Silicon
DESCRIPTION:Abstract: Artificial Intelligence (AI) is rapidly reshaping how we work\, live\, and interact with the entire physical world. This revolution is fundamentally fueled by semiconductor innovation—stretching from energy-efficient transistors to advanced integration technologies like CoWoS®\, 3D stacking\, and heterogeneous packaging. As power delivery\, memory access\, and high-speed signaling become critical bottlenecks to AI scaling\, next-generation solutions are emerging as vital pillars for system-level performance. At the foundational device level\, transistor scaling continues to drive performance – the industry is transitioning from FinFET to Nanosheets. Advanced 2.5D and 3D packaging transcend fundamental reticle limits with fine-pitch hybrid bonding and high-aspect-ratio TSVs. By enabling highly integrated\, heterogeneous chiplet architectures\, these packaging and integration innovations will deliver unprecedented memory bandwidth and energy efficiency. Overcoming the I/O power wall in next-generation AI fabrics requires Co-Packaged Optics (CPO) powered by advanced silicon photonics like COUPE (Compact Universal Photonic Engine). This new AI platform delivers ultra-low latency\, high-density connectivity\, and sub-pJ/bit energy efficiency essential for massive AI workloads. This talk will present state-of-the-art semiconductor platform technologies designed for AI applications\, while outlining the future opportunities and directions of the industry.\n\nBio: Dr. Kevin Zhang currently serves as Deputy Co-COO and Senior Vice President at Taiwan Semiconductor Manufacturing Co. Ltd. (TSMC)\, where he is responsible for the company-wide business strategy and global sales\, including technology roadmap and customer engagement. Before joining TSMC\, Dr. Zhang was Vice President of Technology and Manufacturing Group and Director of Circuit Technology at Intel. He was elected as Intel Fellow in 2005 and led his teams to win 5 Intel Achievement Awards\, the highest technical accomplishments in the company. Dr. Zhang has published more than 80 papers at international conferences and in technical journals. He holds 55 U.S. patents in the field of integrated circuit technology. He was the 2016 International Solid-State Circuit Conference (ISSCC) Program chair and conference chair for 2021/2022 and currently serves on the Advisory Board of MIT Engineering School. Dr. Zhang is a Fellow of the Institute of Electrical and Electronics Engineers (IEEE). He holds a Ph.D. degree in Electrical Engineering from Duke University.\n\nLecture will be followed by a reception in the Masco Commons.
UID:150118-21908098@events.umich.edu
URL:https://events.umich.edu/event/150118
CLASS:PUBLIC
STATUS:CONFIRMED
CATEGORIES:College Of Engineering,Computer Engineering,Computer Science,Computer Science And Engineering,Electrical And Computer Engineering,Electrical Engineering and Computer Science,engineering
LOCATION:Lurie Robert H. Engin. Ctr - Johnson Rooms (3rd Floor)
CONTACT:
END:VEVENT
END:VCALENDAR